

EXHIBIT A



US006107851A

United States Patent

Balakirshan et al.

[11] Patent Number: **6,107,851**
 [45] Date of Patent: **Aug. 22, 2000**

[54] OFFLINE CONVERTER WITH INTEGRATED SOFTSTART AND FREQUENCY JITTER

[75] Inventor: Hale Balakirshan; Alex Djenguerine, both of Saratoga; Leif Lund, San Jose, all of Calif.

[73] Assignee: Power Integrations, Inc., Sunnyvale, Calif.

[21] Appl. No.: 09/080,774

[22] Filed: May 18, 1998

[51] Int. Cl. 7 **H05K 3/017**

[52] U.S. Cl. **327/172; 327/531; 327/544**

[58] Field of Search **327/172, 173, 327/174, 175, 176, 530, 531, 544**

[56] References Cited

U.S. PATENT DOCUMENTS

3,491,252	1/1970	Petrides	307/229
3,535,309	1/1971	Buchanan et al.	321/43
3,840,797	10/1974	Agape et al.	321/2
3,916,224	10/1975	Daniels et al.	307/265
4,072,965	2/1978	Kondo	354/51
4,143,282	3/1979	Burns, Jr. et al.	307/43
4,228,493	10/1980	In-Sante et al.	363/56
4,296,198	11/1981	Oshiro et al.	363/49
4,495,554	1/1985	Kini et al.	363/21
4,539,590	12/1985	Davidson	363/21
4,622,627	11/1987	Rodriguez et al.	363/57
4,695,736	9/1987	Whale	363/21
4,706,176	11/1987	Kettchen	363/21
4,706,177	11/1987	Josephson	363/04
4,720,541	1/1988	Faini	307/18
4,725,769	2/1988	Clin et al.	322/203
4,734,639	3/1988	Bethold	363/16
4,739,452	4/1988	Panayannik et al.	363/21
4,806,844	2/1988	Claydon et al.	322/211
4,839,148	2/1988	Bart	363/20
4,851,184	7/1989	Kozlowski et al.	363/17
4,884,674	3/1990	Hausky	310/254
4,885,094	8/1990	Budde	363/21
4,885,339	8/1990	Ivan et al.	363/21
4,886,590	9/1990	Odaka et al.	363/49
4,870,555	9/1990	White	363/21

4,887,199	12/1990	Whale	363/49
4,888,497	12/1990	Daburon et al.	307/272,3
4,890,210	12/1990	Myles	363/21
4,928,220	5/1990	White	363/56
4,937,728	6/1990	Lennard	363/97

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

WO 93/01157	3/1993	European Pat. Of.	— H05M 3/35
0 051 440 A1	5/1995	European Pat. Of.	— H01L 29/433
0 094 265 A1	1/1996	European Pat. Of.	— H01L 29/435
0 736 957 A1	10/1996	European Pat. Of.	— H02M 1/12
0 740 491 A1	10/1996	European Pat. Of.	— H05B 41/00
0 748 034 A1	12/1996	European Pat. Of.	— H02M 3/09
0 748 035 A1	12/1996	European Pat. Of.	— H02M 3/155
0 751 621 A1	1/1997	European Pat. Of.	— H05K 17/16

OTHER PUBLICATIONS

H.S. Hoffman, Jr., Self-Generated Bias Supply, IBM Technical Disclosure Bulletin, vol. 20, No. 5, Oct. 1997, pp. 1814-1815.


(List continued on next page.)

Primary Examiner—Jeffrey Zweig
 Attorney, Agent, or Firm—Blankley, Sokoloff, Taylor & Zeldman, LLP

[57] **ABSTRACT**

A pulse width modulated switch comprises a first terminal, a second terminal, and a switch that allows a signal to be transmitted between the first terminal and the second terminal according to a drive signal provided at a control input. The pulse width modulated switch also comprises a frequency variation circuit that provides a frequency variation signal and an oscillator that provides an oscillation signal having a frequency of that varies within a frequency range according to the frequency variation signal. The oscillator further provides a maximum duty cycle signal comprising a first state and a second state. The pulse width modulated switch further comprises a drive circuit that provides the drive signal when the maximum duty cycle signal is in the first state and a magnitude of the oscillation signal is below a variable threshold level.

16 Claims, 9 Drawing Sheets



FCS0000317

6,107,851

Page 2

U.S. PATENT DOCUMENTS

4,943,903	7/1990	Cookwell, Jr.	363/97
5,012,404	4/1991	Bardige	363/97
5,014,178	5/1991	Balakrishnan	363/49
5,084,871	3/1992	Olmstead et al.	363/15
5,091,856	8/1992	Morales	363/21
5,072,335	12/1991	Pfeiffer	363/20
5,084,364	2/1992	Leppla et al.	361/18
5,146,384	9/1992	Ishii et al.	363/16
5,141,091	11/1992	Balakrishnan	363/44
5,177,408	2/1993	Mougas	315/291
5,200,886	4/1993	Schwartz et al.	363/49
5,297,204	3/1994	Saito et al.	363/21
5,303,381	5/1994	Balakrishnan	363/47
5,394,017	2/1995	Caines et al.	307/66
5,452,185	9/1995	Lohr et al.	363/21
5,465,303	10/1995	Lampe et al.	323/222
5,481,176	1/1996	Wilson et al.	323/267
5,508,602	4/1996	Boggs et al.	323/222
5,528,331	6/1996	Moty et al.	323/901
5,532,746	9/1996	Danner	323/477
5,563,534	10/1996	Rossi et al.	323/77
5,566,084	10/1996	McClain et al.	323/538
5,570,087	10/1996	Paiola	323/565
5,572,456	11/1996	Dienzi et al.	323/109
5,617,016	4/1997	Boghi et al.	323/284
5,619,403	4/1997	Ishizuka et al.	363/21
5,621,029	4/1997	Koeninger et al.	363/56
5,640,317	6/1997	Lei	363/40

OTHER PUBLICATIONS

- H. S. Hoffman, Jr. et al, "Proportional Drive Supply with Division Control", IBM Technical Disclosure Bulletin, vol. 21, No. 12, May 1979, pp. 4904-4905.
- A. Halperin, "Primary Regulated Dual Power Supply", IBM Technical Disclosure Bulletin, vol. 21, No. 10, Mar. 1979, pp. 4299-4300.
- "3-W dc-dc converters aim at telecom applications", Electronic Design vol. 31, No. 15, Jul. 21, 1983, pp 227.
- "Combined Switch-Mode Power Amplifier and Supply", IBM Technical Disclosure Bulletin, vol. 28, No. 3, Aug. 1985, pp. 1193-1195.
- R. Beckner, et al, "Optimizing Converter Design and Performance Utilizing Micro Controller System Feedback Control", Proceedings of Powercon 8, E-2, 1981, pp 1-10.
- R. Polley et al, "QPower MOSFETs take the load off switching supply design", Electronic Design, Feb. 1983, pp 135-139.
- D. Aziz et al, "Flyback on Card Power Supply", IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1477-1478.
- A.J. Bowen et al, "Power Supply with Optical Isolator", IBM Technical Disclosure Bulletin vol. 14, No. 11, Apr. 1972, pp. 3320.
- "Off-Line Power Supply Control Techniques Using a Single Transformer to Feed Back Three Control Signals", IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990, pp. 272-273.


FCS0000318

U.S. Patent

Aug. 22, 2000

Sheet 1 of 9

6,107,851

*Fig. 1 (PRIOR ART)*

FCS0000319

U.S. Patent

Aug. 22, 2000

Sheet 2 of 9

6,107,851




Fig. 2


FCS0000320

U.S. Patent

Aug. 22, 2000

Sheet 3 of 9

6,107,851



FCS0000321

U.S. Patent

Aug. 22, 2000

Sheet 4 of 9

6,107,851




Fig. 4

FCS0000322

U.S. Patent

Aug. 22, 2000

Sheet 5 of 9

6,107,851




Fig. 5


FCS0000323

U.S. Patent

Aug. 22, 2000

Sheet 6 of 9

6,107,851



FCS0000324

U.S. Patent

Aug. 22, 2000

Sheet 7 of 9

6,107,851




Fig. 7

FCS0000325

U.S. Patent

Aug. 22, 2000

Sheet 8 of 9

6,107,851




Fig. 8

FCS0000326

U.S. Patent

Aug. 22, 2006

Sheet 9 of 9

6,107,851




Fig. 9

FCS0000327

6,107,851

1

OFFLINE CONVERTER WITH INTEGRATED SOFTSTART AND FREQUENCY JITTER

BACKGROUND

1. Field of the Invention

The field of the present invention pertains to the field of power supplies and among other things to the regulation of power supplies.

2. Background of the Invention

Power supplies that convert an AC mains voltage to a DC voltage for use by integrated electronic devices, amongst other devices, are known. The power supplies are required to maintain the output voltage, current or power within a regulated range for efficient and safe operation of the electronic device. Switches that operate according a pulse width modulated control to maintain the output voltage, current, or power of the power supply within a regulated range are also known. These switches utilize an oscillator and related circuitry to vary the switching frequency of operation of the switch, and therefore regulate the power, current or voltage that is supplied by the power supply.

A problem with utilizing pulse width modulated switches is that they operate at a relatively high frequency compared to the frequency of the AC mains voltage, which results in a high frequency signal being generated by the power supply. This high frequency signal is injected back into the AC mains input and becomes a component of the AC mains signal. The high frequency signals are also radiated by the power supply as electromagnetic waves. These high frequency signals add to the Electromagnetic Interference (EMI) of the power supply, and in fact are the largest contributors to the EMI of the power supply. The EMI generated by the power supply can cause problems for communications devices in the vicinity of the power supply and the high frequency signal which becomes a component of the AC mains signal will be provided to other devices in the power grid which also causes noise problems for those devices. Further, the radiated EMI by the power supply can interfere with radio and television transmissions that are transmitted over the air by various entities.

To combat the problem of EMI, several specifications have been developed by the Federal Communications Commission (FCC) in the United States, and the European Community (EC) have established specifications that specify the maximum amount of EMI that can be produced by classes of electronic devices. Since power supplies generate a major component of the EMI for electronic devices, an important step in designing a power supply is minimizing the EMI provided by the power supply to levels with the acceptable limits of the various standards. Since, a power supply can be utilized in many different countries of the world, the EMI produced should be within the most stringent limits worldwide to allow for maximum utilization of the power supply.

A known way of minimizing the EMI provided by the power supply is by adding an EMI filter to the input of the power supply. An EMI filter generally utilizes at least one inductor, capacitor and resistor in combination. However, the greater EMI produced by the power supply the larger the components that are utilized as part of the EMI filter. The cost of the EMI filter is in large part determined by the size of the inductor and capacitor utilized. The larger the components, the higher the cost of the power supply. Further, simply utilizing an EMI filter does not address the radiated EMI.

Another problem associated with pulse width modulated switches results from operation of the power supply at start

2

up. At start up, the voltage, current and power at the output of the power supply will essentially be zero. The pulse width modulated switch will then conduct for the maximum possible amount of time in each cycle of operation. The result of this is a maximum inrush current into the power supply. The maximum inrush current is greater than the current that is utilized during normal operation of the power supply. The maximum inrush current stresses the components of power supply and switch. Stress is specifically a problem for the switch, or transistor, the transformer of the power supply, and the secondary side components of the power supply. The stress caused by the maximum inrush current decreases the overall life of the power supply and increases the cost of the power supply because the maximum rating of the components used in the power supply to not decrease from the inrush currents will be greater than the maximum rating required for normal operation.

Further, when the pulse width modulated switch conducts for the maximum possible amount of time in each cycle of operation the voltage, current and power at the output of the power supply rise rapidly. Since the feedback circuit of the power supply often does not respond as fast as the operating frequency of the switch, the rapid rise of the voltage, current and power will often result in an overshoot of the maximum voltage in the regulation range which will cause damage to the device being supplied power by the power supply.

Referring to FIG. 1 a known power supply that attempts to minimize EMI and reduce start up stress is depicted. A rectifier 10 rectifies the filtered AC mains voltage 5, from EMI filter 120, input by the AC mains to generate a rectified voltage 15. Power supply capacitor 20 then generates a substantially DC voltage with a ripple component. The rectified voltage 15 with ripple component is provided to the primary winding 35 of transformer 40 that is used to provide power to secondary winding 45. The output of secondary winding 45 is provided to secondary rectifier 50 and secondary capacitor 55 that provides a secondary DC voltage 60 at the power supply output 65 to the device that is coupled to the power supply.

In order to maintain the secondary DC voltage within a regulate range a feedback loop including an optocoupler 70, zener diode 75 and a feedback resistance 80 provides a signal indicative of the voltage at the power supply output 65 to feedback pin 85 of pulse width modulated switch 90. The voltage magnitude at the feedback terminal is utilized to vary the duty cycle of a switch coupled between the drain terminal 95 and common terminal 100 of the pulse width modulated switch 90. By varying the duty cycle of the switch the average current flowing through the primary winding and therefore the energy stored by the transformer 40 which in turn controls the power supplied to the power supply output 65 is kept within the regulated range. A compensation circuit 105 is coupled to the feedback pin 85 in order to lower the bandwidth of the frequency of operation of the pulse width modulator.

Inrush currents are minimized at start up by use of soft start capacitor 110. Soft start functionality is termed to be a functionality that reduces the inrush current at start up. At this instant a current begins to flow through feedback resistor 80 and thereby into soft start capacitor 110. As the voltage of soft start capacitor 110 increases slowly, current will flow through light emitting diode 115 of optocoupler 70 thereby controlling the duty cycle of the switch. Once the voltage of the soft start capacitor 110 reaches the reverse breakdown voltage of zener diode 75 current will flow through zener diode 75. The approach described above will reduce the inrush currents into the power supply, however,

FCS0000328

6,107,851

3

it will be several cycles before the light emitting diode 115 will begin conducting. During the several cycles the maximum inrush current will still flow through the primary winding and other secondary side components. During these cycles the transformer may saturate, and therefore the transformer may have to be designed utilizing a higher core size than would be required for normal operation even with the use of soft start capacitor as in FIG. 1.

To reduce the EMI output by the power supply an EMI filter 120 is utilized. Additionally, pulse width modulated switch 90 is equipped with frequency oscillation terminals 125 and 130. Frequency oscillation terminal 125 and 130 receive a jitter current 135 that varies according to the ripple component of substantially DC voltage 15. The jitter current 135 is used to vary the frequency of the saw-toothed waveform generated by the oscillator contained in the pulse width modulated switch 90. The saw-toothed waveform generated by the oscillator is compared to the feedback provided at the feedback pin 85. As the frequency of the saw-toothed waveform varies, so will the switching frequency of the switch coupled between the drain and common terminal. This allows the switching frequency of the switch to be spread over a larger bandwidth, which minimizes the peak value of the EMI generated by the power supply at each frequency. By reducing the EMI the ability to comply with government standards is increased, because the government standards specify quasi-peak and average values at given frequency levels. Varying the frequency of operation of the pulse width modulated switch by varying the oscillation frequency of the oscillator is referred to as frequency jitter.

A problem associated with the EMI reduction scheme described with respect to FIG. 1 is that the ripple component will have variances due to variations in the line voltage and output load. Additionally, since the ripple may vary, design and the component value of EMI resistor 140 is difficult to determine and correspondingly design of the power supply becomes problematic.

SUMMARY OF THE INVENTION

In one embodiment the present invention comprises a pulse width modulated switch comprising a switch that allows a signal to be transmitted between a first terminal and a second terminal according to a drive signal. The pulse width modulated switch also comprises a frequency variation circuit that provides a frequency variation signal and an oscillator that provides an oscillation signal having a frequency that varies within a frequency range according to the frequency variation signal. The oscillator further provides a maximum duty cycle signal comprising a first state and a second state. The pulse width modulated circuit further comprises a drive circuit that provides the drive signal when the maximum duty cycle signal is in the first state and a magnitude of the oscillation signal is below a variable threshold level.

Another embodiment of the present invention comprises a pulse width modulated switch comprising a switch comprising a control input, the switch allowing a signal to be transmitted between a first terminal and a second terminal according to a drive signal. The pulse width modulated switch also comprises an oscillator that provides a maximum duty cycle signal comprising an on-state and an off-state, a drive circuit that provides the drive signal, and a soft start circuit that provides a signal instructing said drive circuit to disable the drive signal during at least a portion of said on-state of the maximum duty cycle.

In an alternate embodiment the present invention comprises a regulation circuit comprising a switch that allows a

4

signal to be transmitted between a first terminal and a second terminal according to a drive signal, a drive circuit that provides the drive signal and a soft start circuit that provides a signal instructing the drive circuit to disable the drive signal.

In yet another embodiment the present invention comprises a regulation circuit comprising a switch that allows a signal to be transmitted between a first terminal and a second terminal according to a drive signal, a frequency variation circuit that provides a frequency variation signal, and a drive circuit that provides a drive signal for a maximum time period of a time duration cycle. The time duration of the cycle varies according to the frequency variation signal.

In the above referenced embodiments the pulse width modulated switch or regulation circuit may comprise a monolithic device.

An object of an aspect of the present invention is directed to a pulse width modulated switch that has integrated soft start capabilities.

Another object of an aspect of the present invention is directed toward a pulse width modulated switch that has integrated frequency variation capabilities.

Yet another object of an aspect of the present invention is directed toward a pulse width modulated switch that has integrated frequency variation capabilities and integrated soft start capabilities.

A further object of an aspect of the present invention is directed toward a low cost regulated power supply that has both soft start and frequency variation capabilities.

This and other objects and aspects of the present inventions are taught, depicted and described in the drawings and the description of the invention contained herein.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a known power supply utilizing a pulse width modulated switch, and external soft start, and frequency jitter functionality.

FIG. 2 is a presently preferred power supply utilizing an pulse width modulated switch according to the present invention.

FIG. 3 is a presently preferred pulse width modulated switch according to the present invention.

FIG. 4 is a timing diagram of the soft start operation of the presently preferred pulse width modulated switch according to the present invention.

FIG. 5 is a timing diagram of the frequency jitter operation of the presently preferred pulse width modulated switch according to the present invention.

FIG. 6 is an alternate presently preferred pulse width modulated switch according to the present invention.

FIG. 7 is a timing diagram of the operation of the alternate presently preferred pulse width modulated switch of FIG. 6 according to the present invention.

FIG. 8 is a presently preferred power supply utilizing a regulation circuit according to the present invention.

FIG. 9 is a presently preferred regulation circuit according to the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 2, EMI filter 200 is coupled to an AC mains voltage 205. The AC mains voltage 205 is rectified by rectifier 210. The rectified voltage 215 is provided to power

FCS0000329

supply capacitor 230 which provides a substantially DC voltage 225. The substantially DC voltage 225 is provided to the primary winding 230 of transformer 235 which stores the energy provided to the primary winding 230. When the primary winding 230 is no longer receiving energy, energy is delivered by the transformer 235 to the secondary winding 240. The voltage induced across the secondary winding 240 is rectified by rectifier 245 and then transformed into secondary substantially DC voltage 265 by secondary capacitor 260 and provided to the power supply output 267.

Energy is no longer provided to the primary winding 230 when the pulse width modulated switch 262, which is coupled to the primary winding 230, ceases conduction. Pulse width modulated switch 262 is a switch that is controlled by a pulse width modulated signal. Pulse width modulated switch 262 controls and causes conduction according to a duty cycle, that is in part determined by feedback from the power supply output 267. Pulse width modulated switch 262 is a switch that operates according to pulse width modulated control. Feedback to the pulse width modulated switch 262 is accomplished by utilization of feedback circuit 270, which is presently preferred to comprise a zener diode 271 in series with a resistor 269 and optoisolator 285. Optoisolator 285 provides a feedback current 290 to feedback terminal 295 of pulse width modulated switch 262. The feedback current is utilized to vary the duty cycle of a switch coupled between the first terminal 300 and second terminal 305 and thus regulates the output voltage, current or power of the power supply.

Although, it is presently preferred that the output voltage is utilized for feedback, the present invention is also capable of utilizing either the current or power of the power supply output 267 without departing from the spirit and scope of the present invention.

A portion of the current supplied at the feedback terminal 295 is utilized to supply bias power for operation of the pulse width modulated switch 262. The remainder of the current input at the feedback terminal 295 is utilized to control the duty cycle of the pulse width modulated switch 262, with the duty cycle being inversely proportional to the feedback current.

A bias winding 310 is utilized to bias optoisolator 285 so that a feedback current can flow when light emitting diode 315 of optoisolator 285 conducts. The power supplied by the bias winding 310 is also used to charge pulse width modulation capacitor 320, the energy from which is utilized to power the pulse width modulated switch 262.

Overvoltage protection circuit 335 is utilized to prevent overvoltages from propagating through to the transformer 235.

Pulse width modulated switch 262 is supplied power during start up of the power supply by current flowing into the first terminal 300. An embodiment of one type of apparatus and method for designing a configuration for providing power to pulse width modulated switch through first terminal 300 is disclosed in commonly owned U.S. Pat. No. 5,014,178 which is incorporated herein by reference in its entirety.

The drain terminal 300, source terminal 305 and feedback terminal 295 are the electrical input and/or output points of the pulse width modulated switch 262. They need not be part of a monolithic device or integrated circuit, unless the pulse width modulated switch 262 is implemented utilizing a monolithic device or integrated circuit.

Pulse width modulated switch 262 also may have soft start capabilities. When the device to which the power

supply is coupled is switched on, a power up signal is generated within the internal circuitry of pulse width modulated switch 262. The power up signal is used to trigger soft start circuitry that reduces the duty cycle of the switch that operates within the pulse width modulated switch 262 for a predetermined period of time, which is presently preferred to be ten (10) milliseconds. Once soft start operation is completed, pulse width modulated switch 262 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, pulse width modulated switch 262 may also have frequency jitter functionality. That is, the switching frequency of the pulse width modulated switch 262 varies according to an internal frequency variation signal. This has an advantage over the frequency jitter operation of FIG. 1 in that the frequency range of the presently preferred pulse width modulated switch 262 is known and fixed, and is not subject to the line voltage or load magnitude variations. At low power, there is less approximately ten (10) watts, the common mode choke which is often utilized as part of the EMI filter 120 can be replaced with inductors or resistors.

As can be seen when comparing the power supply of FIG. 1 to that of FIG. 2 the number of components utilized is reduced. This reduces the overall cost of the power supply as well as reducing its size.

Referring to FIG. 3, frequency variation signal 400 is utilized by pulse width modulated switch 262 to vary its switching frequency within a frequency range. The frequency variation signal 400 is provided by frequency variation circuit 405, which preferably comprises an oscillator that operates at a lower frequency than main oscillator 415. The frequency variation signal 400, is presently preferred to be a triangular waveform that preferably oscillates between four point five (4.5) volts and one point five (1.5) volts. Although the presently preferred frequency variation signal 400 is a triangular waveform, alternate frequency variation signals such as ramp signals, counter output signals or other signals that vary in magnitude during a fixed period of time may be utilized as the frequency variation signal.

The frequency variation signal 400 is provided to soft start circuit 410. During operation soft start circuit 410 is also provided with pulse width modulation frequency signal 415 and power up signal 420. Soft start enable signal 421 goes high at power up and remains high until oscillator signal 400 reaches its peak value for the first time. Soft start circuit 410 will provide a signal to or-gate 425 to reset latch 430 thereby discontinuing conduction by the switch 435, which is presently preferred to be a MOSFET. Soft start circuit 410 will instruct switch 435 to cease conduction when the soft start enable signal 421 is provided and the magnitude of the frequency variation signal 400 is less than the magnitude of pulse width modulation signal 415. In other words, start up circuit 410 will allow the switch 435 to conduct as long as soft start enable signal is high and the magnitude of the pulse width modulation signal 415 is below the magnitude of frequency variation signal 400 as depicted in FIG. 4. In this way, the inrush current at startup will be limited for all cycles of operation, including the first cycle. By limiting the inrush current during all cycles of startup operation, the maximum current through each of the components of the power supply is reduced and the maximum current rating of each component can be decreased. The reduction in the ratings of the components reduces the cost of the power supply. Soft start signal 440 will no longer be provided by the frequency variation circuit 405 when the frequency variation signal 400 reaches its peak magnitude.

Operation of soft start circuit 410 will now be explained. Soft start circuit 410 comprises a soft start latch 430 that at

6,107,851

7

its set input receives the power up signal 428 and its reset input receives the soft start signal 448. Soft start enable signal 431 is provided to one input of soft start and-gate 435 while the other input of soft start and-gate 435 is provided with an output from soft start comparator 460. The output of soft start comparator 460 will be high when the magnitude of frequency variation signal 400 is less than the magnitude of pulse width modulation oscillation signal 415.

The pulse width modulated switch 262 depicted in FIG. 3 also has frequency jitter functionality to help reduce the EMI generated by the power supply and pulse width modulated switch 262. Operation of the frequency jitter functionality will now be explained. Main oscillator 465 has a current source 470 that is mirrored by mirror current source 475. Main oscillator drive current 615 is provided to the current source input 483 of PWM oscillator 480. The magnitude of the current input into current source input 483 of PWM oscillator 480 determines the frequency of the pulse width modulation oscillation signal 415 which is provided by PWM oscillator 480. In order to vary the frequency of pulse width modulation oscillation signal 415, an additional current source 495 is provided within main oscillator 465. The additional current source 495 is mirrored by additional current source mirror 500. The current provided by additional current source 495 is varied as follows. Frequency variation signal 400 is provided to the gate of main oscillator transistor 505. As the magnitude of frequency variation signal 400 increases so does the voltage at the source of main oscillator transistor 505, due to the increasing voltage at the gate of main oscillation transistor and the relatively constant voltage drop between the gate and source of the main oscillation transistor 505. As the voltage at the source of main oscillation transistor 505 increases so does the current flowing through the main oscillation resistor 510. The current flowing through main oscillation resistor 510 is the same as the current flowing through additional current source 495 which is mirrored by additional current source mirror 500. Since, the presently preferred frequency variation signal 400 is a triangular waveform having a fixed period, the magnitude of the current input by additional current source mirror 500 will vary linearly with the magnitude of the rising and falling edges of the frequency variation signal 400. If the frequency variation signal 400 is a ramp signal, the frequency would linearly rise to a peak and then immediately fall to lowest value. In this way, the current provided to current source input 483 of PWM oscillator 480 is varied in a known fixed range that allows for easy and accurate frequency spread of the high frequency current generated by the pulse width modulated switch. Further, the variance of the frequency is determined by the magnitude of the current provided by additional current source mirror 500, which is in turn a function of the resistance of main oscillation resistor 510.

Frequency variation circuit 485 includes a current source 525 that produces a fixed magnitude current 530 that determines the magnitude of the frequency of the frequency variation signal 400. Although, the presently preferred current 530 has a fixed magnitude, the frequency variation signal can be generated utilizing a variable magnitude current, if a variable current is generated the frequency spread would not be fixed in time but would vary with the magnitude of current 530. The fixed magnitude current 530 is fed into first transistor 535, mirrored by second transistor 540 and fed into third transistor 545. The frequency variation signal 400 is generated by the charging and discharging of frequency variation circuit capacitor 550. Frequency variation circuit capacitor 550 is presently preferred to have

8

a relatively low capacitance, which allows for integration into a monolithic chip in one embodiment of the pulse width modulated switch 262. The frequency variation signal 400 is provided to upper limit comparator 555 and lower limit comparator 560. The output of upper limit comparator 555 will be high when the magnitude of the frequency variation signal 400 exceeds the upper threshold voltage 552 which is presently preferred to be five point five (4.5) volts. The output of lower limit comparator 560 will be high when the magnitude of frequency variation signal 400 exceeds lower threshold voltage 557 which is presently preferred to be one point five volts (1.5) volts. The output of upper limit comparator 555 is provided to the frequency variation circuit inverter 565 the output of which is provided to the set input of frequency variation circuit latch 570. The set input of frequency variation circuit latch 570 receives the output of lower limit comparator 560. In operation, the output of lower limit comparator 560 will be maintained high for the majority of each cycle of frequency variation signal 400 because the magnitude of frequency variation signal will be maintained between upper threshold 552, 4.5 volts, and the lower threshold 557, 1.5 volts. The output of upper limit comparator 555 will be low until the magnitude of frequency variation signal 400 exceeds upper level threshold 552. This means that the set input will receive a high signal until the magnitude of the frequency variation signal 400 rises above the upper threshold signal 552.

The charge signal 575 output by frequency variation circuit latch 570 will be high until the frequency variation signal 400 exceeds the upper threshold limit signal 552. When the charge signal 575 is high, transistors 585 and 595 are turned off. By turning off transistors 585 and 595 current can flow into frequency variation circuit capacitor 550, which steadily charges frequency variation circuit capacitor 550 and increases the magnitude of frequency variation signal 400. The current that flows into frequency variation circuit capacitor 550 is derived from current source 525 because the current through transistor 590 is mirrored from transistor 580, which is mirrored from transistor 585.

During power up, when power-up signal 428 is low, the output of inverter 605 is high which turns on transistor 480 causing frequency variation signal 400 to go low. The frequency variation signal 400 is presently preferred to start from its lowest level to perform the soft start function during its first cycle of operation.

Steady-state operation of the pulse width modulated switch 262, i.e. once start up operation, will now be described. PWM oscillator 480 provides pulse width modulation oscillation signal 415 to pulse width modulation comparator 460, the output of which will be high when the magnitude of pulse width modulation signal 415 is greater than the magnitude of a feedback signal 495 which is a function of the input provided at feedback terminal 295. When the output of pulse width modulation comparator 460 is high or-gate 425 is triggered to go high, which in turn resets pulse width modulation latch 430, removing the on signal from the control input of switch 435, thereby turning off switch 435. Pulse width modulation latch 430 is set by clock signal 493, which is provided at the beginning of each cycle of pulse width modulation oscillator 480. Drive circuit 615, which is presently preferred to be an and-gate, receives the output of pulse width modulation latch 430, power up signal 428, and maximum duty cycle signal 497. As long as each one of the signals is high, drive signal 610 is provided to the gate of MOSFET 435, which is coupled between first terminal 300 and second terminal 305 of the pulse width modulated switch 262. When any of the output of pulse

FCS0000331

6,107,851

9

width modulation latch 430, power up signal 420, or maximum duty cycle signal 407 goes low drive signal 616 is no longer provided and switch 435 ceases conduction.

Referring to FIG. 4, frequency variation signal 406 preferably has a period, which is greater than that of pulse width modulated oscillation signal 413. The presently preferred period for frequency variation signal 406 is twenty (20) milliseconds, in order to allow for a smooth start up period which is sufficiently longer than the period of pulse width modulated signal 413 which is presently preferred to be ten (10) microseconds. Drive signal 616 will be provided only when the magnitude of pulse width modulated signal 413 is less than the magnitude of frequency variation signal 406. Further, frequency variation signal 406 will be preferably initiated starting from low voltage when power up signal 420 is provided.

Referring to FIG. 5, frequency variation signal 406 which is presently preferred to have a constant period is provided to the main oscillator 465. The magnitude of the pulse width modulator current 615 will approximately be the magnitude of frequency variation signal 406 divided by the resistance of resistor 510 plus the magnitude of the current produced by current source 470. In this way the pulse width modulator current 615 will vary with the magnitude of the frequency variation signal 406. The result is that the frequency of pulse width modulation signal is varied according to the magnitude of this current. It is presently preferred that the pulse width modulator current source produces a constant current having a magnitude of twelve point one (12.1) microseconds, and that frequency variation signal induced current 627 varies between zero (0) and eight hundred (800) microseconds. Thus by spreading the frequency of operation of the pulse width modulation oscillator 465 and reducing the average amplitude and the quasi-peak magnitude at all frequency levels of the EMI generated by the power supply.

Referring to FIG. 6, an alternate presently preferred pulse width modulated switch 263 includes all of the same components as described with respect to FIG. 3. In addition to these components, a second frequency variation circuit current source 650 and transistor 655 are added to the frequency variation circuit 405. Transistor 655 is activated only when the output of soft start latch 430 goes low. When transistor 655 is activated the current provided to the frequency variation circuit 405 increases as does the frequency of frequency variation signal 406. However, transistor 655 will only be turned on when the output of soft start latch 430 goes low, i.e., when the magnitude of frequency variation signal 406 first reaches the upper threshold after power up. The period of frequency variation signal 406 will thus increase after its first half cycle. This will decrease the period of the cycle during which the frequency is spread, without decreasing the frequency range. The benefit of the decreased cycle period will further decrease the quasi-peak levels of the EMI due to spreading less time at each frequency level.

Referring to FIG. 7, operation of the frequency variation circuit 405 of FIG. 6 is depicted. Frequency variation signal 406 will preferably have a period often (10) milliseconds for its first half cycle. After that, when the transistor 655 is turned on the period is preferably decreased to five (5) milliseconds. Pulse width modulated switch 262 is presently preferred to be a monolithic device.

Referring to FIG. 8, a power supply comprises a bridge rectifier 710 that rectifies an input AC mains voltage. Power supply capacitors 720 charge with the rectified AC mains voltage to maintain an input DC voltage 725. A presently

10

preferred range for input DC voltage 725 is approximately one hundred (100) to four hundred (400) volts to allow for operation based upon worldwide AC mains voltages which range between eighty five (85) and two hundred sixty five (265) volts. The presently preferred power supply also includes harmonic filter component 710 which in combination with capacitor 720 reduce the harmonic current injected back into the power grid. Transformer 730 includes a primary winding 740 magnetically coupled to secondary winding 750. The secondary winding 750 is coupled to a diode 760 that is designed to prevent current flow in the secondary winding 750 when the regulation circuit 850 is conducting (on-state). A capacitor 770 is coupled to the diode 760 in order to maintain a continuous voltage on a load 780 which has a feedback circuit coupled to it. A presently preferred feedback circuit comprises an optocoupler 800 and zener diode 820. The output of optocoupler 800 is coupled to the feedback terminal 822 of regulation circuit 850. The presently preferred regulation circuit 850 switches on and off at a duty cycle that is constant at a given input DC voltage 725. A regulation circuit power supply bypass capacitor 860 is coupled to and supplies power to regulation circuit 850 when the regulation circuit 850 is in the on-state.

Operation of the power supply will now be described. An AC mains voltage is input through EMI filter 700 into bridge rectifier 710 which provides a rectified signal to power supply capacitors 720 that provide input DC voltage 725 to primary winding 740. Regulation circuit 850, which preferably operates at a constant frequency and short constant duty cycle at a given input DC voltage 725, allows current to flow through primary winding 740 during its on state of each switching cycle and acts as open circuit in its off state. When current flows through primary winding 740 transformer 730 is storing energy, when no current is flowing through primary winding 740 any energy stored in transformer 730 is delivered to secondary winding 750. Secondary winding 750 then provides the energy to capacitor 770. Capacitor 770 delivers power to the load 780. The voltage across the load 780 will vary depending on the amount of energy stored in the transformer 730 in each switching cycle which is in turn dependent on the length of time current is flowing through primary winding 740 in each switching cycle which is presently preferred to be constant at a given input DC voltage 725. The presently preferred regulation circuit 850 allows the voltage delivered to the load to be maintained at a constant level.

It is presently preferred that the sum of the voltage drop across optocoupler 800 and the reverse break down voltage of zener diode 820 is approximately equal to the desired threshold level. When the voltage across the load 780 reaches the threshold level, current begins to flow through the optocoupler 800 and zener diode 820 that in turn is used to disable the regulation circuit 850. Whenever regulation circuit 850 is in the off-state the regulation circuit power supply bypass capacitor 860 is charged to the operating supply voltage, which is presently preferred to be five point seven (5.7) volts by allowing a small current to flow from bypass terminal 865 to the regulation circuit power supply bypass capacitor 860. Regulation circuit power supply bypass capacitor 860 is used to supply power to operate regulation circuit 850 when it is in the on-state.

When the regulation circuit 850 is disabled, an open circuit condition is created in primary winding 740 and transformer 730 does not store energy. The energy stored in the transformer 730 from the last cycle of regulation circuit 850 is then delivered to secondary winding 750 which in turn supplies power to the load 780. Once the remaining

FCS0000332

6,107,851

11

energy in transformer 750 is delivered to the load 700 the voltage of the load 700 will decrease. When the voltage at the load 700 decreases below the threshold level, current ceases to flow through optocoupler 850 and regulation circuit 850 resumes operation either instantaneously or nearly instantaneously.

The presently preferred regulation circuit 850 has a current limit feature. The current limit turns off the regulation circuit 850, when the current flowing through the regulation circuit 850 rises above a current threshold level. In this way regulation circuit 850 can react quickly to changes such as AC ripple that occur in the supplied AC mains voltage, and prevent the propagation of the voltage changes to the load. The current limit increases the responsiveness of the regulation circuit to input voltage changes and delivers constant power output independent of the AC mains input voltage.

Although the presently preferred power supply of FIG. 8 utilizes current mode regulation and a feedback circuit that includes an optocoupler and zener diode, the present invention is not to be construed as to be limited to such a feedback method or circuit. Either current or voltage mode regulation may be utilized by the present invention without departing from the spirit and scope of the present invention so long as a signal indicative of the power supplied to the load is supplied to the feedback terminal 825 of the regulation circuit 850. Additionally, although the presently preferred power supplies both utilize an optocoupler and zener diode as part of feedback circuit other feedback circuit may be utilized by the present invention without departing from the spirit and scope of the present invention.

Regulation circuit 850 also may have integrated soft start capability. When the device to which the power supply is coupled is switched on, a power up signal is generated within the internal circuitry of regulation circuit 850. A power up signal is used to trigger soft start circuitry that reduces the duty cycle of the switch that operates within the pulse width modulated switch 242 for a predetermined period of time, which is presently preferred to be ten (10) milliseconds. Once soft start operation is completed, regulation circuit 850 operates according to its regular duty cycle.

Alternatively, or in addition to soft start functionality, regulation circuit 850 may also have frequency jitter functionality. That is, the switching frequency of the regulation circuit 850 varies according to an external frequency variation signal. This has an advantage over the frequency jitter operation of FIG. 1 in that the frequency range of the presently regulation circuit 850 is known and fixed, and is not subject to the line voltage or load magnitude variations.

Referring to FIG. 9, frequency variation circuit 465 and main oscillator 445 function as described with respect to FIG. 3. In operation it is the variance of the high and low states of maximum duty cycle signal 467 that generates the frequency jitter functionality of the regulation circuit 850. A presently preferred regulation circuit 850 and its steady-state operation is depicted and described in copending patent application Ser. No. 09/032,529 which is hereby incorporated by reference in its entirety.

The regulation circuit of FIG. 9 can be modified to include a second current source to further increase the period of main oscillation signal 415 which achieves the same result and function as described with respect of FIGS. 6 and 7.

The soft start functionality of the presently preferred regulation circuit 850 of FIG. 9, will shorten the on-time of switch 435 to less than the time of the maximum duty cycle signal 467 as long as the soft start enable signal 421 is

12

provided and the magnitude of frequency variation signal 460 is less than the magnitude of main oscillation signal 415.

The presently preferred regulation circuit 850 preferably comprises a monolithic device.

While the embodiments, applications and advantages of the present invention have been depicted and described, there are many more embodiments, applications and advantages possible without deviating from the spirit of the inventive concepts described herein. Thus, the inventions are not to be restricted to the preferred embodiment, specification or drawings. The protection to be afforded this patent should therefore only be construed in accordance with the spirit and intent of the following claims.

What is claimed is:

1. A pulse width modulated switch comprising:
a first terminal;
a second terminal;
a switch comprising a control input, said switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;
2. A frequency variation circuit that provides a frequency variation signal;
3. An oscillator that provides an oscillation signal having a frequency range, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal, said oscillator further providing a maximum duty cycle signal comprising a first state and a second state; and
4. A drive circuit that provides said drive signal when said maximum duty cycle signal is in said first state and a magnitude of said oscillation signal is below a variable threshold level.
5. The pulse width modulated switch of claim 1 wherein said first terminal, said second terminal, said switch, said oscillator, said frequency variation circuit and said drive circuit comprise a monolithic device.
6. The pulse width modulated switch of claim 1 wherein said frequency variation circuit comprises an additional oscillator that provides said frequency variation signal to said oscillator, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal.
7. The pulse width modulated switch of claim 1 further comprising a soft start circuit that provides a signal instructing said drive circuit to discontinues said drive signal when said magnitude of said oscillation signal is greater than a magnitude of said frequency variation signal.
8. The pulse width modulated switch of claim 7 wherein said additional oscillator provides a soft start signal, and wherein said soft start circuit causes operation when said soft start signal is removed.
9. The pulse width modulated switch of claim 1 further comprising an additional oscillator that provides a soft start signal, and wherein said soft start circuit causes operation when said soft start signal is removed.
10. The pulse width modulated switch of claim 1 further comprising a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said frequency variation signal, and an inverter that receives said comparator signal and provides said soft start signal.
11. The pulse width modulated switch of claim 1 wherein said frequency of said oscillation signal varies within said frequency range with a magnitude of said frequency variation signal.
12. The pulse width modulated switch of claim 1 wherein said oscillator comprises a an input that receives said

FCS0000333

6,107,851

13

frequency variation signal and a current source, wherein said frequency of said oscillation signal is a function of a sum of a magnitude of a current provided by said current source and a magnitude of said frequency variation signal.

3. The pulse width modulated switch of claim 1 further comprising:

a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC main signal and said rectifier output providing a rectified signal; a power supply capacitor that receives said rectified signal and provides a substantially DC signal;

a first winding comprising a first terminal and a second terminal, said first winding receiving said substantially DC signal, said second terminal of said first winding coupled to said first terminal of said switch; and a second winding magnetically coupled to said first winding.

16. The pulse width modulated switch of claim 1 wherein said variable threshold level is a function of a feedback signal received at a feedback terminal of said pulse width modulated switch.

11. A regulation circuit comprising:

a first terminal;

a second terminal;

a feedback terminal coupled to disable the regulation circuit;

a switch comprising a control input, said switch allowing a signal to be transmitted between said first terminal and said second terminal according to a drive signal provided at said control input;

a frequency variation circuit that provides a frequency variation signal;

an oscillator that provides an oscillation signal having a frequency range, said frequency of said oscillation signal varying within said frequency range according to said frequency variation signal, said oscillator further providing a maximum duty cycle signal comprising a first state and a second state; and

a drive circuit that provides said drive signal when said maximum duty cycle signal is in said first state and said regulating circuit is not disabled.

14

12. The regulation circuit of claim 11 wherein said frequency variation circuit comprises an oscillator that provides said frequency variation signal.

13. The regulation circuit of claim 11 further comprising a soft start circuit that provides a signal instructing said drive circuit to discontinues said drive signal according to a magnitude of said frequency variation signal.

14. The regulation circuit of claim 13 further wherein said frequency variation circuit provides a soft start signal, and wherein said soft start circuit ceases operation when said soft start signal is removed.

15. The regulation circuit of claim 14 wherein said frequency variation circuit further comprises:

a comparator that provides a comparator signal when a magnitude of a reference signal is greater than or equal to a magnitude of said frequency variation signal, and an inverter that receives said comparator signal and provides said soft start signal.

16. The regulation circuit of claim 11 wherein said first terminal, said second terminal, said switch, said frequency variation circuit, and said drive circuit comprise a monolithic device.

17. The regulation circuit of claim 11 further comprising: a rectifier comprising a rectifier input and a rectifier output, said rectifier input receiving an AC main signal and said rectifier output providing a rectified signal; a power supply capacitor that receives said rectified signal and provides a substantially DC signal; a first winding comprising a first terminal and a second terminal, said first winding receiving said substantially DC signal, said second terminal of said first winding coupled to said first terminal of said switch; and a second winding magnetically coupled to said first winding.

18. The regulation circuit of claim 11 further comprising a current limit circuit that provides a signal instructing said drive circuit to discontinues said drive signal when a current received at said first terminal of said regulation circuit is above a threshold level.

* * * *

FCS0000334